We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30461

10.1 Constraint Editor- Creating a register group in "ClK to Pad" or "Pad to Setup" generates an incorrect syntax


Keywords: CE, timing group, TNM, Ngdbuild, NGDBuild

If I create a register group in Constraint Editor, using "Advance" -> "Clock to Pad" or "Pad to setup" -> "create input register group" or "create output register group," the timegroup created by Constraints Editor does not work with NGDBuild.

TIMEGRP "test3" = INST "Source1" INST "Source2" INST "Source3";
TIMEGRP "test6" = INST "Destination2" INST "Destination3" INST "Destination4" INST "Source1";

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "test3" = INST "Source1" INST
"Source2" INST "Source3";> [ffs_1clk.ucf(21)]: Unable to find an active 'TNM'
or 'TimeGrp' constraint named 'INST'.

When this happens, the associated constraint does not get propagated to PCF. Essentially, using the advance window in Constraint Editor, I cannot create OFFSET IN or OFFSET OUT constraints with register groups.


This problem has been fixed in the latest 10.1 Service Pack available at:
The first service pack containing the fix is 10.1 Service Pack 1.
AR# 30461
Date Created 03/24/2008
Last Updated 04/23/2008
Status Active
Type General Article