We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30467

10.1 Constraint Editor - Spartan-3A DSP block ram are not included in the RAMS predefined group


I have a retargeted test case (so, the edif actually consists of RAMB16_s1_s18). RAMB16 gets retargeted to RAMB16BWER, but they are not included in the RAMS group.

The following error occurs:

"Checking Constraint Associations...

ERROR:ConstraintSystem:58 - Constraint <TIMESPEC "TSfromto" = FROM "PADS" TO

"RAMS" 20 ns;> [ramb16_s1_s18.ucf(5)]: RAMS "*" does not match any design



This issue will be fixed in 10.1 Service Pack 1.

AR# 30467
Date Created 03/24/2008
Last Updated 12/15/2012
Status Active
Type General Article