We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30515

10.1 CORE Generator - White space in project directory causes "ERROR:coreutil - Failure to generate output products"


When generating specific cores (see list below) in a directory with spaces, CORE Generator fails with the following error:

"ERROR:coreutil - Failure to generate output products

ERROR:coreutil - An error occurred while running Java. Please examine the console or coregen log file for a specific IP-related error.

If there is no specific error, the problem could be a result of memory limitations. For more information, please consult (Xilinx Answer 21955).

ERROR:sim:57 - Error found during generation"

This issue has been seen with the following cores:

PCI Endpoint Block Plus

Ten Gig Ethernet Mac


Spaces in Project Path cause this error on specific cores which pass design constraints to XST during generation. The constraint option in the HDL code refers to a file under the project directory. The constraint file location is not properly quoted, and XST fails. The XST log file contains the correct error, but the message is not passed to the CORE Generator console and the only error that appears is the failure message from the JAVA interface code.

To generate these cores, create a project in a directory without spaces.

This problem has been fixed in the latest 10.1 Service Pack available at:

The first service pack containing the fix is 10.1 Service Pack 1.
AR# 30515
Date Created 03/11/2008
Last Updated 03/08/2012
Status Archive
Type General Article