We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30584

OPB PCI v1.02.a - This core does not support endianness translation of data


Under heavy traffic, the bridge can fail to perform endianness translation of data. The work-around is not to configure the bridge with endianness translation if simultaneous heavy traffic from both OPB to PCI and PCI to OPB is expected.  


This feature was removed from plb and plbv46 pci bridges


For the work-around, the bridge should be configured with default byte addressing integrity configuration. No additional fix will be implemented.

AR# 30584
Date Created 03/20/2008
Last Updated 05/22/2014
Status Archive
Type General Article