UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30621

LogiCORE FIR Compiler v3.2 - Why is there an extra bit on the COEF_DIN input port of my reloadable interpolation filter when the *_reload.txt file does not contain any additions or subtractions?

Description

Why is there an extra bit on the COEF_DIN input port of my reloadable interpolation filter when the *_reload.txt file does not contain any additions or subtractions?

Solution

This occurs because there is currently no distinction made for special cases in which there are no additions or subtractions to the coefficient list. Xilinx is currently investigating a fix for this issue in a future release of the FIR Compiler. 

 

To work around this issue, you must sign-extend your coefficients to properly fill the extra bit when loading them into the core. 

 

See (Xilinx Answer 29138) for a detailed list of LogiCORE FIR Compiler Release Notes and Known Issues.

AR# 30621
Date Created 03/27/2008
Last Updated 05/22/2014
Status Archive
Type General Article