UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30644

LogiCORE Tri-Mode Ethernet MAC v3.5 - When using RGMII and Spartan-3 family devices, I find that the example design has a missing period contraint

Description

When using RGMII and Spartan-3 family devices, I find that the example design has a missing period contraint. This issue is isolated to the Spartan-3 families (Spartan-3, Spartan-3A, Spartan-3AN, and Spartan-3ADSP), and it is isolated to RGMII only (there is no issue with GMII).

Solution

The following constraints should add to the UCF:

NET "*gtx_clk_ibufg" TNM_NET = "clk_gtx";

TIMEGRP "gtx_clk" = "clk_gtx";

TIMESPEC "TS_gtx_clk" = PERIOD "gtx_clk" 7990 ps HIGH 50 %;

This will be corrected in the next release of the core.

AR# 30644
Date Created 04/01/2008
Last Updated 12/15/2012
Status Active
Type General Article