We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30645

10.1 ISE - The UUT appears undefined for the Simulate Post-Place & Route Model process


In the Post-Route Simulation view of the Sources window, the Unit Under Test (UUT) should appear with a question mark before a design has been implemented since the UUT has not yet been created. After implementation (specifically: the Generate Post-Place & Route Simulation Model process) has been run, the UUT and any associated hierarchy should be filled in below the test bench.

In ISE 10.1, the question mark continues to be displayed for the UUT after implementation.


The Sources window is not being updated correctly even though the UUT is properly created and used correctly in simulation.

This issue will be fixed in Service Pack 1 for ISE 10.1.
AR# 30645
Date Created 04/01/2008
Last Updated 09/21/2011
Status Archive
Type General Article