We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30665

12.1 Project Navigator - When I apply the Balanced/Xilinx Default design strategy, it resets all properties (including Macro Search Path and Verilog Include Directory)


To set all project properties back to the default value, you can select Project -> Design Goals & Strategies..., and then select and apply the Balanced/Xilinx Default strategy. However, Project Navigator also resets properties such as Macro Search Path and Verilog Include Directories to their default value (blank).


If a process property with a directory path value is reset by applying the Default strategy, the property value must be re-entered for the path to be used.

If you are setting and changing multiple properties, you might want to create a user-defined default strategy that you can use to reset your project.

This issue is resolved in ISE Design Suite 12.2.
AR# 30665
Date Created 04/03/2008
Last Updated 05/19/2012
Status Active
Type Known Issues
  • ISE Design Suite - 12.1