UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30670

Virtex-5 GTX Aurora 64B/66B v1.1 - Release Notes and Known Issues for ISE 10.1 IP Update 1(IP_10.1.1)

Description

This Release Notes and Known Issues Answer Record is for the New Virtex-5 GTX Aurora 64B/66B and contains the following information:  

 

- New Features  

- Bug Fixes 

- Known Issues

Solution

New Features 

 

- Support for Multi-lanes 

- ISE 10.1 software support 

 

Bug Fixes 

 

None (Initial Release).  

 

Known Issues 

 

- Remember to set pin constraints in the aurora_example.ucf file before using the aurora_example design 

- CONFIG_STEPPING cannot be set to ES 

- If you choose GREFCLK for clocking, refer to AR #25316 

- Serial skew of 32 and 65 is not supported by the core

AR# 30670
Date Created 06/02/2008
Last Updated 05/22/2014
Status Archive
Type General Article