UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30709

10.1 EDK - "ERROR:LIT:141 - CLK90, CLK270, CLK2X and CLK2X180 of DCM symbol DCM_INST"

Description

When I create a Base System Builder design (BSB) for the ML310, the following MAP error occurs:" 

 

"ERROR:LIT:141 - CLK90, CLK270, CLK2X and CLK2X180 of DCM symbol 

"clock_generator_0/clock_generator_0/clkgen_core_inst/clkgen_arch_inst/using_ 

dcm_arch_model.dcm_array[1].using_dcm_module_inst.dcm_module_inst/Using_Virte 

x.DCM_INST" (output 

signal=clock_generator_0/clock_generator_0/clkgen_core_inst/clkgen_arch_inst/ 

using_dcm_arch_model.dcm_array[1].using_dcm_module_inst.dcm_module_inst/CLK0_ 

BUF) is not available when DLL_FREQUENCY_MODE is set to HIGH. 

Errors found during logical drc."

Solution

This problem has been fixed in the latest EDK 10.1 Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 10.1 Service Pack 1.

AR# 30709
Date Created 04/11/2008
Last Updated 05/22/2014
Status Archive
Type General Article