We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30774

10.1 EDK - Clock Generator uses an unnecessary DCM


When 200 MHz and 50 MHz are generated from a 100 MHz clock source, Clock Generator will use two DCM's instead of one DCM.


This problem has been fixed in the latest EDK 10.1 Service Pack, available at:

The first service pack containing the fix is EDK 10.1 Service Pack 1.

AR# 30774
Date Created 04/14/2008
Last Updated 12/15/2012
Status Active
Type General Article