We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30820

10.1 SP1 EDK, Microblaze v7.10b - Undefined BE and wrDBus when interfacing to a 128 bit PLB bus


When interfacing to a 128-bit PLB bus, I see that the dplb_m_be (4:7) and dplb_m_wrdbus (32:63) at the DPLB interface are undefined in simulation.


This is a problem with the MicroBlaze DPLB when interfacing a 128-bit PLB bus. To work around the issue, please use a 64-bit or 32-bit PLB bus instead.

This problem will be fixed in MicroBlaze v7.10c, to be released in EDK 10.1 Sp2.

AR# 30820
Date Created 05/19/2008
Last Updated 12/15/2012
Status Active
Type General Article