AR #30830 - 10.1 EDK SP1, plbv46_pcie_v2_01_a - When using Base System Builder to build a Virtex-5 FXT system, the plbv46_pcie Core fails timing

All Recent Answers

Search Answers Database

10.1 EDK SP1, plbv46_pcie_v2_01_a - When using Base System Builder to build a Virtex-5 FXT system, the plbv46_pcie Core fails timing

AR#	30830
Part	IP-Processor
Last Modified	2008-05-07 00:00:00.0
Status	Active
Keywords	plbv46_pcie_v2_01_a, plbv46_pcie, BSB

Description

Keywords: plbv46_pcie_v2_01_a, plbv46_pcie, BSB

The plbv46_pcie_v2_01_a Core fails timing when used in Base System Builder (BSB) to build a Virtex-5 FXT system in EDK 10.1.1.

The "plbv46_pcie_pkg.vhd" file in the plbv46_pcie_v2_01_a has been modified by changing the MaxPayloadSize to 512 bytes from 2048 bytes. The Virtual Channel 1 (VC1) buffers were set to zero. These two changes eliminate the timing problems when using BSB on an FXT part.

Solution

To resolve this issue, you need to make a change a single file. The corrected "plbv46_pcie_pkg.vhd" file that fixes this issue is available at:

ftp://ftp.xilinx.com/pub/applications/misc/plbv46_pcie_pkg.zip

Unzip and put the "plbv46_pcie_pkg.vhd" file in the local "pcore" directory as shown below:

<project_directory>/pcores/plbv46_pcie_v2_01_a/hdl/vhdl/plbv46_pcie_pkg

These subdirectories must be created manually under <project_directory>/pcores directory.

This issue will be fixed in the next release of the EDK 10.1 SP2.