AR #30831 - 10.1 EDK SP1, xps_ll_temac_v1_01_a - Currently, there is no TCL/DRC to flag mismatch between the PHY type and PORTs used

Search Answers Database


 

10.1 EDK SP1, xps_ll_temac_v1_01_a - Currently, there is no TCL/DRC to flag mismatch between the PHY type and PORTs used

AR# 30831
Part IP-Processor
Last Modified 2008-04-24 00:00:00.0
Status Active
Keywords xps_ll_temac_v1_01_a

Description

Keywords: xps_ll_temac_v1_01_a

The xps_ll_temac has a parameter to select the PHY type (C_PHY_TYPE).

It also includes different PORT declarations. Which PORT is used depends upon the PHY type that was selected.

There is currently no DRC to ensure the PORTs and PHY type match. The issue will not be seen until the system attempts to build.




Solution

This issue will be fixed in the 'xps_ll_temac_v1_01_b' in the EDK 10.1 Service Pack 2 (sp2). It will be available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
 
 
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.