We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30831

10.1 EDK SP1, xps_ll_temac_v1_01_a - Currently, there is no TCL/DRC to flag mismatch between the PHY type and PORTs used


The xps_ll_temac has a parameter to select the PHY type (C_PHY_TYPE). 


It also includes different PORT declarations. Which PORT is used depends upon the PHY type that was selected. 


There is currently no DRC to ensure the PORTs and PHY type match. The issue will not be seen until the system attempts to build.


This issue will be fixed in the 'xps_ll_temac_v1_01_b' in the EDK 10.1 Service Pack 2 (sp2). It will be available at:  


AR# 30831
Date Created 04/23/2008
Last Updated 05/22/2014
Status Archive
Type General Article