UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30836

10.1 EDK, MPMC v4.01.a - SDMA control ports are not functioning correctly

Description

When using multiple SDMA PIMs of the MPMC, I find that accesses to one SDMA control port actually occur on another PIM. How do I resolve this issue?

Solution

This problem is caused by a bug in the address calculation logic for the SDMA control port, when using C_ALL_PIMS_SHARE_ADDRESSES = 1.

To work around this issue, set C_ALL_PIMS_SHARE_ADDRESSES = 0 in the MPMC GUI, and manually set the control port base and high addresses to non-overlapping values.

This issue is planned to be fixed starting with MPMC v4.02.a, to be released in EDK 10.1, Service Pack 2.

AR# 30836
Date Created 04/24/2008
Last Updated 12/15/2012
Status Active
Type General Article