We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30922

10.1 EDK, MPMC v4.01.a - PLB PIMs do not function correctly when control ports are used


When using an MPMC with ECC, Performance Monitors, or static PHY, access to the PLB PIM is corrupted. How do I resolve this issue?


Corruption of PLB accesses may result from the MPMC control port PLB slave not having a unique address range. To resolve this issue, a valid PLB address range should be set for the control port, which does not coincide with the PLB PIM address range. 


An EDK DRC has been added in newer versions to prevent an enabled, but not address ranged, control port from being used. The first version containing this fix is MPMC v4.02.a, to be released in EDK 10.1, Service Pack 2.

AR# 30922
Date Created 05/09/2008
Last Updated 05/22/2014
Status Archive
Type General Article