AR #30929 - XtremeDSP Development Kit-IV - Why is there no timing diagram for a Single Write Transfer?

Search Answers Database


 

XtremeDSP Development Kit-IV - Why is there no timing diagram for a Single Write Transfer?

AR# 30929
Part HW-DevBoard DSP
Last Modified 2008-05-14 00:00:00.0
Status Active
Keywords xtremedsp, writing, pci, usb, burst, register, FIFO, simple

Description

Keywords: xtremedsp, writing, pci, usb, burst, register, FIFO, simple

Why is there no timing diagram for a Single Write Transfer?

Solution

The Single Write Transfer is similar to the Burst Write Transfer. For the timing information of a Single Write Transfer, you can reference Figure 68 of the XtremeDSP Development Kit-IV User Guide Issue 2 for the Burst Write Transfer. To find the desired information for a Single Write Transfer, use a Burst Write Transfer of "1".

 
 
Jobs Events Webcasts News Investors Feedback Legal Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.