UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30929

XtremeDSP Development Kit-IV - Why is there no timing diagram for a Single Write Transfer?

Description

Why is there no timing diagram for a Single Write Transfer?

Solution

The Single Write Transfer is similar to the Burst Write Transfer. For the timing information of a Single Write Transfer, you can reference Figure 68 of the XtremeDSP Development Kit-IV User Guide Issue 2 for the Burst Write Transfer. To find the desired information for a Single Write Transfer, use a Burst Write Transfer of "1".

AR# 30929
Date Created 05/13/2008
Last Updated 05/22/2014
Status Archive
Type General Article