We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30954

Virtex-5 GTX RocketIO Wizard v1.4 - Release Notes and Known Issues for ISE 10.1 IP Update 2 (IP_10.1.2)


This Release Notes and Known Issues Answer Record is for the Virtex-5 GTX RocketIO Wizard v1.4 and contains the following information:

- New Features

- Known Issues


New Features

- OBSAI, PCIe Gen2 protocol templates

- GTX_DUAL Fast Functional Model support

- Synplify 9.2 support

Known Issues

- The TX Phase Alignment circuit generated by the GTX Wizard v1.4 might not work under certain system-level conditions and data rates. Refer to "TX Buffering, Phase Alignment, and TX Skew Reduction" in Chapter 6, Section 1, of UG198 for more details on the Phase Alignment recommendations.

- For some of the designs, timing closure at fabric rates of 312.5 MHz and higher might require significant effort. For best results, use a 16/20/32/40-bit interface for line rates higher than 2.5 Gbps.

AR# 30954
Date Created 06/20/2008
Last Updated 12/15/2012
Status Active
Type General Article