We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30957

10.1 EDK - "ERROR:MDT - issued from TCL procedure "check_clock_connectivity" line xxx"


When I select the MPMC as my memory controller, I get the following error during platgen:

"ERROR:MDT - issued from TCL procedure "check_clock_connectivity" line 54

ppc440_0 (ppc440_virtex5) -

The MC clock input (CPMMCCLK) must be connected whenever the PPC440MC bus

interface is connected.

ERROR:MDT - platgen failed with errors!

make: *** [implementation/ppc440_0_wrapper.ngc] Error 2



MPMC is not a supported Power PC 440 memory controller in 10.1 or 10.1 Service Pack 1. Full support for Virtex-5 FXT cores including the MPMC will be added in 10.1 Service Pack 2.

AR# 30957
Date Created 05/19/2008
Last Updated 12/15/2012
Status Active
Type General Article