We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30961

10.1 ISE - Design Summary does not show Module Level Utilization for migrated projects


I migrated a project from an older version of ISE to ISE 10.1. I want to view the utilization per module through the Design Summary, but the option under Design Overview in the Design Summary is missing.


To view this report, you must reset the Design Summary reports list. You can do this by following these steps:

1. Right click in the report list area of the FPGA Design Summary

2. Select ?Reset Report List??

The report list should now be updated with the Module Level Utilization. You will have to run MAP in ISE 10.1 to get utilization reports per module.
AR# 30961
Date Created 05/22/2008
Last Updated 08/12/2011
Status Archive
Type General Article