AR #30968 - 10.1 EDK - Base System Builder (BSB) does not properly connect a second MPMC for a DDR2

Search Answers Database


 

10.1 EDK - Base System Builder (BSB) does not properly connect a second MPMC for a DDR2

AR# 30968
Part EDK-BSB
Last Modified 2008-06-16 00:00:00.0
Status Active
Keywords multi, port, memory, control, DDR2, dual, double, data, rate

Description

Keywords: multi, port, memory, control, DDR2, dual, double, data, rate

When you build a design in Base System Builder targeting a board with 2 DDR2 memories (requiring 2 MPMC cores), BSB will not connect the mpmc_clk0_div2 to the second MPMC.

Solution

This problem has been fixed in the latest 10.1 Service Pack, available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 10.1 Service Pack 2.
 
 
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.