UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30983

10.1 ChipScope Pro - When I use CseJTAG and the CseJtag_shiftDeviceDR, the last bit shifted out is always 0

Description

When I use CseJTAG and the CseJtag_shiftDeviceDR, the last bit shifted out is always 0. This happens when I am using a Platform Cable USB.

Solution

There is an issue with using a Platform Cable USB with the fast read option enabled in CSE. The problem is that when you perform a shift operation in read only mode, and your tdi[0] buffer is a 0, it will enable a "fast read" mode in CommProxy. This causes the last bit shifted out to be a 0 for each shift. When you do not use a fast read, the correct data is returned. The work-around is not to enable the "fast read". This issue will be resolved in ChipScope Pro 10.1 Service Pack 3.

AR# 30983
Date Created 05/26/2008
Last Updated 05/22/2014
Status Archive
Type General Article