UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31077

Virtex-4 - Radiation-Hardened FPGAs need to use a stepping level of 2

Description

If you are targeting either of the following Virtex-4 Radiation-Hardened FPGAs, you need to set your stepping level to 2 in ISE 10.1 software:

XQR4VLX200-10CF1509V
XQR4VSX55-10CF1140V

Solution

To set the stepping level to 2, add the following constraint to your UCF file:

CONFIG_STEPPING=2

Starting in ISE 10.1 Service Pack 3, this will be the default value the tools will use. Previous versions use a default value of 1.
AR# 31077
Date Created 06/05/2008
Last Updated 12/15/2012
Status Active
Type General Article