UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31146

LogiCORE RapidIO - Virtex-4 Serial RapidIO core may hang in initialization state

Description

The Serial RapidIO core might not be able to come out of initialization state. You may see the port_initialize signal getting asserted momentarily, but then never get reasserted. This issue is applicable to Virtex-4 devices only.

Solution

In SRIO v4.1, v4.2 and v4.3, there is a possibility that the core will go through reinitialization (and force a silent state) after port_initialized has been asserted.  

 

This issue is fixed in SRIO v4.4 core delivered with IP Update 2 for ISE 10.1.

AR# 31146
Date Created 06/09/2008
Last Updated 05/22/2014
Status Archive
Type General Article