We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31271

10.1.02 System Generator for DSP - During simulation of my FFT v5.0 design, why do I receive the error: "FFT simulation did not complete sucessfully" when my FFT is configured for dynamic transform size?


When my FFT is configured with a dynamic transform size and scaled at the butterfly stages, I receive the following error after simulation has run for a little while:

"FFT simulation did not complete sucessfully.

Error occurred during "Simulation Update State"."


This is a known issue with the FFT configuration which is caused by a communication problem in the FFT simulation model.

To work around this issue, generate the FFT core in CORE Generator and bring it into System Generator as an HDL Black Box.

This problem will be addressed in a future release.

AR# 31271
Date Created 07/03/2008
Last Updated 12/15/2012
Status Active
Type General Article