UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31396

Virtex-4/-II Pro Aurora v2.9 - Release Notes and Known Issues for 10.1 IP Update 0

Description

This Release Notes and Known Issues Answer Record is for the Virtex-4 and Virtex-II Pro Aurora v2.8, released in 9.2 IP2, and contains the following information: 

 

- New Features 

- Bugs Fixed in this version 

- Known Issues

Solution

NEW FEATURE 

- ISIM simulator support added 

- ISE 10.1 support added 

 

RESOLVED ISSUES  

- CR 421576 Erroneous License Status warning appears when generating a Aurora core 

- CR 436217 Improperly handled clock domain crossing causes lane to not come up 

- CR 440188 User Guide (UG061) points to wrong figure in the document 

- CR 443542 LANE_INIT_SM has asynchronous inputs to a synchronous state machine 

- CR 443543 GT11_INIT has an asynchronous input to a synchronous state machine 

- CR 447579 Wrong frequency number displayed 

- CR 451336 REFCLK values are wrong 

- CR 453439 Line Rate value description is incorrect 

- CR 453788 Simplex init SM has race condition 

 

KNOWN ISSUES 

-none

AR# 31396
Date Created 07/25/2008
Last Updated 05/23/2014
Status Archive
Type General Article