UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31407

LogiCORE RapidIO v4.4 - On the Transmit side, the buffer might seem to be full, or the entire Tx pipeline might seem to be full

Description

The issue is that the PHYlayer does not issue a dsc to the buffer if a retry occurs coincident with the new transmit packet eof. The result is the buffer might associate several packets with the same ackID and will eventually lock-up if this occurs often because it does not see a change in lnk_tnext_fm.

Solution

The only solution is to reset the buffer resulting in loss of data.  

 

This issue will be fixed in SRIO v5.1.

AR# 31407
Date Created 07/30/2008
Last Updated 05/23/2014
Status Archive
Type General Article