We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 31443

10.1 EDK, MPMC v4.00.a - ERROR:ConstraintSystem:58 - Constraint does not match any design objects


When converting a Virtex-4 MIG 2.2 ucf to MPMC using the convert.pl script, the following error occurs. How do I resolve this issue?

"ERROR:ConstraintSystem:58 - Constraint <INST

"*/mpmc0/mpmc_core_0/gen_??_ddr_phy.mpmc_phy_if_0/data_path_00/tap_logic_0/data_tap_inc_1*" AREA_GROUP=data_tap_gp1;>

[system.ucf(92)]: INST

"*/mpmc0/mpmc_core_0/gen_??_ddr_phy.mpmc_phy_if_0/data_path_00/tap_logic_0/data_tap_inc_1*" does not match any design objects."


Some of the constraints in the error message should have been modified by the convert script. To work around this issue, try to rerun the conversion with an updated script provided in (Xilinx Answer 29261).

This issue is fixed in MPMCv4.03.a, to be released in EDK 10.1, Service Pack 3.

AR# 31443
Date 12/15/2012
Status Active
Type General Article