UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31447

10.1 EDK, ppc440mc_ddr2 - Does the MI_MCRESET signal need to be an external input?

Description

Does the MI_MCRESET signal need to be an external input, since it is listed in the example ppc440mc_ddr2 UCFs?

Solution

No, this signal is typically sourced internally from the proc_sys_reset core, similar to other EDK peripherals. 

 

This issue will be fixed starting with 10.1 EDK, Service Pack 3.

AR# 31447
Date Created 08/13/2008
Last Updated 05/23/2014
Status Archive
Type General Article