Main
Home  :  Support  :  Answers  :  10.1 EDK, ppc440mc_ddr2 - Calibration hangs in stage 3 during simulation

10.1 EDK, ppc440mc_ddr2 - Calibration hangs in stage 3 during simulation

AR# 31450

Search For Another Answer
Topic EDK-IP-Memory-PPC440MC
Last Updated 04/27/2009
Status Active
Description

Keywords: hang, stuck, frozen, freeze

When simulating the ppc440mc_ddr2 core, I find that calibration does not finish. How do I resolve this issue?

Solution

This problem might be caused by a behavioral delay on an instantiated flip-flop in the ppc440mc_ddr2 code. Delaying CLKDV by at least 100 ps from CLK might resolve the issue.

This issue is planned to be fixed in the newest version of ppc440mc_ddr2 released with EDK 11.2.
 
 
/csi/footer.htm