UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31450

10.1 EDK, ppc440mc_ddr2 - Calibration hangs in stage 3 during simulation

Description

When simulating the ppc440mc_ddr2 core, I find that calibration does not finish. How do I resolve this issue?

Solution

This problem might be caused by a behavioral delay on an instantiated flip-flop in the ppc440mc_ddr2 code. Delaying CLKDV by at least 100 ps from CLK might resolve the issue. 

 

This issue is planned to be fixed in the newest version of ppc440mc_ddr2 released with EDK 11.2.

AR# 31450
Date Created 08/13/2008
Last Updated 05/23/2014
Status Archive
Type General Article