Keywords: XIL_PAR_ENABLE_CHKCIBIPINS, Routing Conflict
PAR fails to route a CI (or BI) pin in my design and quits with the following error messages. This sounds like the problem described in
(Xilinx Answer 24688), and I have tried rerunning the design with the XIL_PAR_ENABLE_CHKCIBIPINS variable set, but it still fails. What is wrong with this connection?
ERROR:Route:472 -
This design is unrouteable.
To evaluate the problem please use fpga_editor.
Routing Conflict 1:
Net:IIC_EEPROM/IIC_EEPROM/x_iic/IIC_CONTROL_I/data_i2c_i<4> on pin CI on location SLICE_X0Y16
Net:DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].
u_iob_dq/stg1_out_rise_0s on pin CX on location SLICE_X0Y16
Conflict detected on wire: PINBOUNCE(-68967,-141448)
NOTE: This Answer Record is a good match for your case only if the routing conflict message specifically mentions either the "CI" or "BI" pin as the sample message above does.