This Release Notes and Known Issues Answer Record is for the Virtex-5 FPGA GTX RocketIO Wizard v1.5 and contains the following information:
When a TXT device is selected in the CORE Generator project options, Page 1 of the Wizard shows a Tile Column selection box with 'left' and 'right' choices.
Only one column can be selected at a time. If a design uses Tiles from both columns, run the Wizard twice, once with right column selection and once with left column selection. Merge these two designs.
Note: On Tile coordinates, in TXT devices, the left column has the X0 indices, and the right column has the X1 indices.
In FXT devices, there is only one column on the right with X0 indices. This difference should be noted when porting designs from the FXT to the TXT family.
Select this mode if your application needs to minimize Lane-to-lane TX Skew using the TX Phase Alignment circuit.
In this mode, the Wizard outputs a new TX_SYNC module that implements the Phase Alignment procedure described in (UG198) Section 1, Chapter 6 - "TX Buffering, Phase Alignment, and TX Skew Reduction".
The Wizard generates a TX_SYNC module for each tile selected. This module performs Phase Alignment for both GTX0 and GTX1 in a tile.
This implies a restriction that "Lane-to-lane deskew" mode must be selected on both GTX0 and GTX1, unless one of them in unused. "Lane-to-lane deskew" mode on one GTX and "Enable TX Buffer" or "Bypass TX Buffer" mode on the other GTX is not supported.
The Phase Alignment procedure involves DRP operations on the attributes TX_XCLK_SEL0/1. The TX_SYNC module provides an interface for User DRP operations. User DRP operations are blocked when the module is accessing DRP for Phase Alignment related operations.
Note: TX Buffer Bypass is an advanced feature and is not recommended for normal operation.
The most recent information, including known issues, work-arounds, and resolutions for this version, is provided in the release notes Answer Record for the ISE 10.1 IP Update at: