We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31524

10.1 Constraints Editor - Fatal error occurs when attempting to enter a voltage


When I attempt to set a value for voltage using a CPLD design via ISE, the following error occurs: 


"FATAL_ERROR:SpeedCalc:Dly_ReadSpdFile.c:795:1.12 - The version number of the speed file (24832) indicates that it is newer than the highest version this software can deal with (46). This means that you have a new speed file and old incompatible software installed in this environment. You must either upgrade your software to the newest released version, or get a version of the speed file which is compatible with the release of the XILINX software you are using"


This problem has been fixed in the latest 10.1 Service Pack available at: 

The first service pack containing the fix is 10.1 Service Pack 3.

AR# 31524
Date Created 09/03/2008
Last Updated 05/21/2014
Status Archive
Type General Article