We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31529

10.1 TRCE - MAP issues errors stating that timing cannot be met due to component delays


Keyword: mrp, inconsistent, incorrect, wrong

MAP issues an error with the following message:

ERROR:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint.

Running MAP with XIL_TIMING_ALLOW_IMPOSSIBLE set to 1 results in timing being met in the MAP report, PAR report, and Timing report from TRCE.


There is a problem with how delay values are being added for the analysis that MAP is referencing and this causes MAP to issue an error before accurate timing values are resolved.

This issue is scheduled to be fixed in Service Pack 3 for ISE 10.1.

AR# 31529
Date Created 09/03/2008
Last Updated 12/15/2012
Status Active
Type General Article