UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31567

LogiCORE Initiator/Target for PCI v3.166 - Release Notes and Known Issues for ISE 10.1 IP Update 3 (IP_10.1.3)

Description

This Release Note and Known Issues Answer Record is for the LogiCORE Initiator/Target for PCI v3.166 released in ISE 10.1 IP Update 3, and it contains the following information:

- General Information

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide at: http://www.xilinx.com/support/documentation/user_guides/xtp025.pdf.

Solution

General Information

The LogiCORE PCI v3.166 supports only Virtex-4, Spartan-3, and older architectures. For Virtex-5 devices, use the v4.8 PCI Core. For more information on this core, refer to (Xilinx Answer 31568).

- See (Xilinx Answer 22921) for general information regarding timing closure in Virtex-4 devices.

New Features

- ISE 10.1isp3 tool support

Resolved Issues

- None

Known Issues

-Timing simulation might not work. This due to the problem described in (Xilinx Answer 30815).

Revision History

09/19/2008 - Initial Release

AR# 31567
Date Created 09/09/2008
Last Updated 12/15/2012
Status Active
Type General Article