UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3157

PAR: Error: baspw: 134 Input design is empty.

Description

While running the implementation flow you get the following error
just after PAR runs.

Error: baspw: 134 Input design is empty.

Solution

In some cases map will trim all the logic out of the design
creating an empty .ncd file. There is one very common and simple
cause for this problem. This is due to some logic not being
connected in the schematic via IBUF's, OBUF's, IPAD's, and OPAD's.
Map will even trim out logic that has a input connection but no
output connection. So in this case check the schematic and/or map
reports to see what is getting trimed out by map.
AR# 3157
Date Created 12/04/1997
Last Updated 04/11/2000
Status Archive
Type General Article