UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31588

MIG v2.3, Virtex-5 DDR SDRAM - Simulation remains in reset if the value of the parameter RST_ACT_LOW is changed from '1' to '0' in the simulation test bench (sim_tb_top.v/.vhd)

Description

There is an issue simulating the MIG v2.3 Virtex-5 DDR SDRAM design. 

The simulation remains in reset if the value of the parameter RST_ACT_LOW is changed from '1' to '0' in the simulation test bench (sim_tb_top.v/.vhd). 

This issue will be resolved in MIG v3.0.

Solution

To work around this issue in Verilog, the RST_ACT_LOW parameter must be port mapped to the top-level rtl file (that is, DDR_SDRAM.v/.vhd for DDR SDRAM) in the SIM_TB_TOP module.

To work around this issue in VHDL, a CONSTANT declaration of RST_ACT_LOW should be made in the component declaration of the top-level rtl file (for example, DDR_SDRAM.v/.vhd for DDR SDRAM)

Similarly, the parameter should be port mapped in the instance port mapping in the SIM_TB_TOP module.

AR# 31588
Date Created 09/08/2008
Last Updated 07/23/2014
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
IP
  • MIG