We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31609

9.1i EDK, plb_ddr - PLB_DDR controller C_NUM_BANKS_MEM actually refers to rank number


The C_NUM_BANKS_MEM parameter is used to configure the number of clock enable and chip select lines. Doesn't that refer to the number of ranks?


Yes, C_NUM_BANKS_MEM would have been better labeled as C_NUM_RANKS_MEM. Use C_NUM_BANKS_MEM as the number of ranks of memory connected to the memory controller. 


This issue is not planned to be changed. It does not affect newer memory controllers such as the MPMC or PPC440MC_DDR2 controllers.

AR# 31609
Date Created 09/04/2008
Last Updated 05/23/2014
Status Archive
Type General Article