UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31613

10.1 EDK, MPMC - What is the minimum reset time for the VFBC cmd_reset signal?

Description

What is the minimum reset time for the VFBC cmd_reset signal?

Solution

At this time, a wait time of 8 VFBC cycles is requested before starting a new command after a cmd_reset. This is to give time for the asynchronous FIFO to come out of reset across clock boundaries.

This will be updated in a future version of the MPMC data sheet.

AR# 31613
Date Created 09/04/2008
Last Updated 12/15/2012
Status Active
Type General Article