UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31658

10.1 EDK SP3, PLBv46_PCIe bridge versions v1.00.a, v2.00.a, v2.01.a and v2.01.b - These cores fail in physical DRC during implementation

Description

The new DRC check introduced in EDK 10.1sp3 causes the PLBv46_PCIe bridge versions v1.00.a, v2.00.a, v2.01.a, and v2.01.b to fail in physical DRC with the following error: 

 

"Performing System level DRCs on properties... 

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC... 

ERROR:MDT - issued from TCL procedure 

"::hw_plbv46_pcie_v2_01_b::check_syslevel_settings" line 2 

PCIe_Bridge (plbv46_pcie) -  

 

##### Please upgrade to v300a 

##### Please see AR 31532 for more information 

ERROR:MDT - platgen failed with errors! 

Done!" 

 

 

This is affecting all ML507 BSB designs with PCIe.

Solution

Please use the latest released core "plbv46_pcie v3.00.a" in the EDK 10.1 Service Pack 3 for the fixes. For additional information, see (Xilinx Answer 31532).

AR# 31658
Date Created 09/18/2008
Last Updated 05/21/2014
Status Archive
Type General Article