AR# 31688 10.1 EDK SP3, xps_most_nic_v1_00_b - This latest core has added the PLL monitoring Logic to identify false PLL locks and issue an external reset to IDT External PLL

Description
Solution

The 'xps_most_nic_v1_00_a' version of the MOST NIC solution with IDT PLL has issues with external PLL not locking to proper harmonics. This behavior is seen frequently at startup. This latest fix is mandatory for MOST core to work properly with IDT PLL.

This issue has been fixed in the latest release of EDK 10.1 Service Pack 3 available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

Actions

Print

AR# 31688
Date Created	09/15/2008
Last Updated	12/15/2012
Status	Active
Type	General Article

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 31688 10.1 EDK SP3, xps_most_nic_v1_00_b - This latest core has added the PLL monitoring Logic to identify false PLL locks and issue an external reset to IDT External PLL

Description

Solution

Actions