UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31688

10.1 EDK SP3, xps_most_nic_v1_00_b - This latest core has added the PLL monitoring Logic to identify false PLL locks and issue an external reset to IDT External PLL

Description

The 'xps_most_nic_v1_00_a' version of the MOST NIC solution with IDT PLL has issues with external PLL not locking to proper harmonics. This behavior is seen frequently at startup. This latest fix is mandatory for MOST core to work properly with IDT PLL.

Solution

This issue has been fixed in the latest release of EDK 10.1 Service Pack 3 available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

AR# 31688
Date Created 09/15/2008
Last Updated 05/23/2014
Status Archive
Type General Article