We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31700

10.1 EDK SP3, xps_ll_fifo_v1_00_b -The XPS LL FIFO somtimers incorrectly interpreting data in the RX-link


If dst_rdy_n is asserted in the same RX beat as the frame header word (as qualified by an asserted src_rdy_n), the XPS LL FIFO incorrectly interprets this as a valid header and the internal rx_state transitions from Header to Playload (PLD) after the SOF. This problem is seen on the RX-link only. 


This latest version "xps_ll_fifo_v1_01_a" has fixed this issue.


This issue has been fixed in the xps_ll_fifo_v1_01_a available in EDK 10.1 Service Pack 3: 


AR# 31700
Date Created 09/16/2008
Last Updated 05/21/2014
Status Archive
Type General Article