UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31882

LogiCORE 10-Gigabit Ethernet MAC v8.6 - Invalid XGMII data transmitted after core is released from reset

Description

After the core is released from reset and the DCM has locked, invalid data is sent out on XGMII_TXD for a couple clock cycles.

Solution

The invalid data transmitted is like a remote fault, except that the bytes/nibbles have been swapped on the XGMII_TXD, but not on XGMII_TXC. During the invalid sequence:  

XGMII_TXD is "9C0000019C000001" and XGMII_TXC is "00010001" 

 

This issue only occurs directly after the reset. This is scheduled to be fixed in the next release of the core.

AR# 31882
Date Created 11/03/2008
Last Updated 05/21/2014
Status Archive
Type General Article