UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31916

LogiCORE LTE UL Channel Decoder v1.0 - Why is there a Transport block failure on the MSCHTB port if there are no Code Block NULLs in the Transport size, and the data is burst into the SSCHTB interface?

Description

Why is there a Transport block failure on the MSCHTB port if there are no Code Block NULLs in the Transport size, and data is burst into the SSCHTB interface?

Solution

This is a potentially major issue with LTE UL Channel Decoder v1.0, and can occur with any modulation format under the following conditions: 

  • The Transport size is such that there are no Code Block NULLs. 
  • The Data is burst into the SSCHTB interface followed by a trickle. 

In this case, it is possible for a single bit to be dropped on the input interface. 

If this occurs, the input Code Word on the SSCHTB port is corrupted, causing a Transport block failure on the MSCHTB port. 

The associated CRC for the Code Word and Transport Block is set in the Status register which can be read via the SREG port.

You can work around this issue by installing a patch that works with 10.1.03 ISE design tools. 

The patch can be found here: 


http://www.xilinx.com/txpatches/pub/swhelp/coregen/ar31916_lte_channel_decoder_v1_0_rev1.zip
 

Installation/Use: 

Install the patch by extracting the contents of the ".zip" archive to the root directory of the Xilinx ISE installation (XILINX), or the location set in your MYXILINX environment variable. 

Select the option that allows the extractor to overwrite all of the existing files and maintain the directory structure predefined in the archive.

For further information on finding the Xilinx install and using the environment variable, see (Xilinx Answer 11630).

For further information on using the MYXILINX environment variable, see (Xilinx Answer 2493)

NOTE: You might be required to have system administrator privileges to install the patch if you do not have write permissions to the Xilinx Install directory, or cannot use the MYXILINX option.

Please see (Xilinx Answer 31422) for a detailed list of LogiCORE LTE UL Channel Decoder Release Notes and Known Issues.

AR# 31916
Date Created 11/17/2008
Last Updated 08/20/2014
Status Active
Type General Article
IP
  • 3GPP LTE UL Channel Decoder