UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31981

11.1 EDK - Why does all of my logic associated with the FSL bus and the connected peripheral get removed?

Description

Keywords: pcore, custom, peripheral, fast, simplex, link

Why does all of my logic associated with the FSL bus and the connected peripheral get removed?

Solution

By default, XPS will connect the clock or reset ports of the FSL bus. Connect the clock and reset ports according to the directions in the FSL data sheet.


AR# 31981
Date Created 12/10/2008
Last Updated 04/28/2009
Status Active
Type General Article