AR# 31981 11.1 EDK - Why does all of my logic associated with the FSL bus and the connected peripheral get removed?

Description
Solution

Keywords: pcore, custom, peripheral, fast, simplex, link

Why does all of my logic associated with the FSL bus and the connected peripheral get removed?

By default, XPS will connect the clock or reset ports of the FSL bus. Connect the clock and reset ports according to the directions in the FSL data sheet.

Actions

Print

AR# 31981
Date Created	12/10/2008
Last Updated	04/28/2009
Status	Active
Type

Feed Back

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 31981 11.1 EDK - Why does all of my logic associated with the FSL bus and the connected peripheral get removed?

Description

Solution

Actions