UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32001

Sim Libraries - "ERROR:HDLCompiler:841 - "%.vhd" Line %d. Expecting type std_logic_vector for <we>."

Description

Keywords: Unimacro, HDLcompiler, 841, std_logic_vector, std_logic

Why does the following error occur when I run synthesis with BRAM Unimacro instantiated in HDL?

"ERROR:HDLCompiler:841 - "%.vhd" Line #. Expecting type std_logic_vector for <we>."

Solution

When WE is 1 bit wide, WE should be defined as std_logic_vector (0 downto 0) and not std_logic, since WE port in the UNIMACRO is defined as std_logic_vector.
AR# 32001
Date Created 12/17/2008
Last Updated 12/17/2008
Status Active
Type General Article